Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/IB04/051568

International filing date: 26 August 2004 (26.08.2004)

Document type: Certified copy of priority document

Document details: Country/Office: US

Number: 60/497,960


Filing date: 26 August 2003 (26.08.2003)

Date of receipt at the International Bureau: 10 September 2004 (10.09.2004)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)





THE ARE TREATREST THE SECURIS SERVED CONTROL

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office

August 26, 2004

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE UNDER 35 USC 111.

APPLICATION NUMBER: 60/497,960 FILING DATE: August 26, 2003

Certified by

Joseph W. Jahrer

Jon W Dudas

Acting Under Secretary of Commerce for Intellectual Property and Acting Director of the U.S. Patent and Trademark Office



1217184

PTO/SB/16 (02-01)

Approved for use through 10/31/2002. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it displays a valid OMB control number.

PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a r quest for filing a PROVISIONAL APPLICATION FOR PATENT und r 37 CFR 1.53 (c).

_	Express Mail Label No. EV 312 069 825 Date of Deposit: AUGUST 26, 2003							
Ĺ	INVENTOR(S)							
	Given Name (first and middle [if any])		Family Name or Surname		e (Cit	Residence (City and either State or Foreign Cou		
i	JOSEPH M.		AMATO		•	BRIARCLIFF MANOR, NY		
]								
ł	Additional inventors are being named on the separately numbered sheets attached hereto							
Ţ	TITLE OF THE INVENTION (280 characters max)							
	PROPORTIONAL VARIABLE RESISTOR STRUTURE TO ELECTRICALLY MEASURE UNIDIRECTIONAL MISALIGNM OF STITCHED MASKS FOR ETCHED INTERCONNECT LAYERS							L MISALIGNMENT
CORRESPONDENCE ADDRESS								
l	Direct all correspondence to:	spondence to: *24737*					27*	
☐ Customer Number 24737					-	1 1 1		
OR Type Customer Number here								
L	Firm or Individual Name U. S. PHILIPS CORPORATION							
Address P. 0. BOX 3001								
Address								
L	City	BRIARCLIFF	MANOR	State	NY		ZIP	10510
Country USA		USA		Telephone (914) 945-6000		Fax	(914) 332-0615	
ENCLOSED APPLICATION PARTS (check all that apply)								
X Drawing(s) Number of Sheets								
١	Application Data Sheet. See 37 CFR 1.76							
METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT (check one) Applicant claims small entity status. See 37 CFR 1.27. A check or money order is enclosed to cover the filing fees FILING FEE AMOUNT (\$)								c one)
								FILING FEE
								l
l								
The invention was made by an agency of the United States Government or under a contract with an agency of								
l	the United States Government.							
No. □								
Yes, the name of the U.S. Government agency and the Government contract number are:								
Respectfully submitted, Date AUGUST 26, 2003								03
SIGNATURE REGISTRATION NO.: 26,531								
	TYPED or PRINTED NAME STEVEN R. BIREN (if appropriate) Docket Number: US030291							
	TELEPHONE (914) 333-9630							

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is used by the public to file (and by the PTO to process) a provisional application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the complete provisional application to the PTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, D.C., 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Box Provisional Application, Assistant Commissioner for Patents, Alexandria, VA 22313.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

JOSEPH M. AMATO

US 030291

Serial No.:

Filed: CONCURRENTLY

Title: PROPORTIONAL VARIABLE RESISTOR STRUTURE TO ELECTRICALLY MEASURE UNIDIRECTIONAL MISALIGNMENT OF STITCHED MASKS FOR ETCHED INTERCONNECT LAYERS

Commissioner for Patents Alexandria, VA 22313

AUTHORIZATION PURSUANT TO 37 CFR 1.136(a)(3) AND TO CHARGE DEPOSIT ACCOUNT

Sir:

The Commissioner is hereby requested and authorized to treat any concurrent or future reply in this application requiring a petition for extension of time for its timely submission, as incorporating a petition for extension of time for the appropriate length of time.

Please charge any additional fees which may now or in the future be required in this application, including extension of time fees, but excluding the issue fee unless explicitly requested to do so, and credit any overpayment, to Deposit Account No. 14-1270.

Respectfully submitted,

Steven R. Biren Reg. 26,531

Attorney

(914) 333-9630

PROPORTIONAL VARIABLE RESISTOR STRUCTURES TO ELECTRICALLY MEASURE UNIDIRECTIONAL MISALIGNMENT OF STITCHED MASKS FOR ETCHED INTERCONNECT LAYERS

5

10

15

20

25

30

TECHNICAL FIELD

This invention relates to the measurement of stitching offsets in etched interconnect layers, and more particularly, to structures, systems and methods employing proportional variable resistors suitable for electrically measuring unidirectional misalignment of stitched masks in etched interconnect layers.

BACKGROUND OF THE INVENTION

One step in the production of a microdevice is photolithography in which contacts are patterned in a mask, on top of glass and the contacts are etched. After removal of the mask the patterned wafer is covered with a thin layer of aluminum. Applying lithography again, spaces between the aluminum lines are etched away, the mask is removed and a new layer is deposited. The glass layer is polished and the process is repeated until all layers of interconnect have been applied. The whole process hinges on the use of the photographic process to create the fine-featured patterns of the integrated circuit. A specific mask defines each layer of the chip and there are typically up to 24 mask layers in each IC.

As exposure areas have become increasingly large in keeping with the increased size of substrates, block exposure type stitching processes which partition the exposure area of the substrate into a plurality of unit areas (sometimes referred to as "shots" or "shot areas") and successively project and expose images of corresponding patterns on the shots have been developed. Such stitching of masks can result in misalignments which must be avoided since defects in masks can cause short circuits, open circuits or other design rule violations, any of which can be fatal to the functionality of the chip.

Therefore inspection and measurement of stitched masks is essential. Currently, the only known method of inspection is visual inspection employing devices such as scanning electron microscopes to detect misalignments. As fine geometries become smaller the ability to observe defects visually becomes more expensive and difficult.

20

25

30

Accordingly a need exists in the art for a method and/or device suitable for electrically measuring unidirectional misalignment of stitched masks in etched interconnect layers.

5 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a top plan view of masks according to the present invention.

Figure 2 is a top plan view of the masks of Figure 1 superimposed.

Figure 3 is a top plan view of the masks of Figure 1 superimposed and misaligned.

Figure 4 is a top plan view of the masks of Figure 1 superimposed and misaligned.

Figure 5 is a top plan view of masks according to a preferred embodiment of the present invention.

Figure 6 is a top plan view of the masks of Figure 5 superimposed.

Figure 7 is a top plan view of the masks of Figure 5 superimposed and misaligned.

Figure 8 is a top plan view of the masks of Figure 5 superimposed and misaligned.

Figure 9 is a top plan view of masks according to a most preferred embodiment of the present invention.

Figure 10 is a top plan view of the masks of Figure 9 superimposed.

Figure 11 is a top plan view of the masks of Figure 9 superimposed and misaligned.

Figure 12 is a top plan view of the masks of Figure 9 superimposed and misaligned.

SUMMARY AND DETAILED DESCRIPTION OF THE INVENTION

In accordance with the invention, offset detection is isolated to one direction and mask misalignment is used as the variable resistor. In one embodiment the structure has a decreased resistance compared to that of its control structure when a positive offset on the secondary mask of a stitched mask set occurs. In another embodiment the structure has an increased resistance compared to that of its control structure when a positive offset on the secondary mask of a stitched mask set occurs.

Now referring to Figure 1 in a preferred embodiment a first reference mask 10 is provided comprising interconnect 12 and test pads 14 and 16. A second mask 20 is further provided, said second mask 20 comprising interconnect 22 and contact 24. In practice second mask 20 is superimposed on reference mask 10 to complete a resistor

10

15

20

25

30

between test pads 14 and 16. Now referring to Figure 2 proper alignment of mask 10 and mask 20 produces the desired optimum structure shown in which interconnects 12 and 22 are vertically aligned. A resistance measurement is made by contacting test pads 14 and 16 with a suitable probe as known to those skilled in the art to establish the reference resistance of the optimum structure across contact 24. Now referring to Figure 3 if mask 20 is misaligned such that there is a smaller distance between interconnects 12 and 22 the resistance between the test pads 14 and 16 will decrease proportionally to the vertical offset. This is due to the fact that the resistance of an interconnect is proportional to the distance 24. Now referring to Figure 4, similarly, if the mask misalignment occurs such that there is a greater distance between interconnects 12 and 22, the resistance will increase proportionally. The geometry of the structure isolates the offset direction; i.e., horizontal offsets are not measured by what is shown in Figures 4 and 5.

Now referring to Figure 5 in another preferred embodiment a reference mask 30 is provided comprising "stick" type interconnects 32, 34, 36 and 38 and test pads 40, 42, 44 and 46. A second mask 50 is further provided, said second mask 50 comprising interconnect 52 and contact 54 and interconnect 56 and contact 58. In practice second mask 50 is superimposed on reference mask 30 to complete resistors between test pads 42 and 44 and between test pads 42 and 46. Now referring to Figure 6 proper alignment of mask 50 and mask 30 produces the desired optimum structure shown in which interconnects 34 and 52 are vertically aligned and interconnects 32 and 56 are vertically aligned. A resistance measurement is made by contacting test pads 42, 44 and 46 with a suitable probe as known to those skilled in the art to establish the reference resistance of the optimum structure across contacts 54 and 58.

Now referring to Figure 7 mask 50 of Figure 5 is misaligned in that it is oriented upward and to the right of its optimum location as seen in Figure 6. This mismatch results in a smaller distance between interconnects 32 and 56, therefore the resistance between the test pads 42 and 46 will decrease proportionally to the vertical offset. The mismatch also results in a larger distance between interconnects 34 and 52, therefore the resistance between pads 42 and 44 will increase proportionally. Now referring to Figure 8, if mask 50 is misaligned down and to the right of its optimum position there is a greater distance between interconnects 32 and 56, therefore the resistance will increase

10

15

20

25

30

proportionally. In this example the distance between interconnects 34 and 52 is decreased; therefore the resistance will decrease proportionally.

Note that each direction is measured by one set of test pads, and the measurement directions are independent. Thus, horizontal misalignment is measured by interconnects 34, 36, 38 and 52 of Figure 7, while vertical misalignment is measured by interconnects 32 and 56.

Now referring to Figure 9 in a most preferred embodiment a first reference mask 60 is provided comprising "hook" type interconnect 62 and test pads 64 and 66. A second mask 70 is further provided, said second mask 70 comprising interconnect 72 and contact 74. In practice second mask 70 is superimposed on reference mask 60 to complete a resistor between test pads 64 and 66. Now referring to Figure 10 proper alignment of masks 60 and 70 produces the desired optimum structure shown in which interconnects 62 and 72 are vertically aligned. A resistance measurement is made by contacting test pads 64 and 66 with a suitable probe as known to those skilled in the art to establish the reference resistance of the optimum structure across contact 74. Now referring to Figure 11 if mask 70 is misaligned, in this case, wherein the interconnects are aligned closer than they should be, there is an inversely proportional increase in resistance because there is a greater distance between interconnects 62 and 72 across contact 74. Now referring to Figure 12, similarly, if the masks are misaligned such that the interconnects 62 and 72 are moved further away from each other than optimum, there is a smaller distance between interconnects 62 and 72 across contact 74, therefore the resistance will decrease inversely to the direction in which the interconnects are misaligned.

In this manner mask mismatches may be measured simply by applying a probe to a test pad to measure the resistance between test pads. A method is thus provided for measuring stitched mask misalignment in etched interconnect layers by providing a reference mask having test pads disposed thereon and superimposing on said reference mask a second mask to provide proportional variable resistors between complementary test pads and interconnects of the respective masks, measuring the resistance of the proportional variable resistors, establishing an optimum resistance between interconnects, comparing the measured resistance to said optimum resistance and adjusting the position of said masks to alignment. When the resistance matches the reference resistance the masks are aligned.

While the above describes the preferred embodiment of the invention, various modifications or additions would be apparent to those of skill in the art. For example, the shapes of the interconnects are not limited to those set forth in the Figures. In addition the layout of the masks set forth herein are exemplary and the teachings of the present invention are applicable to any layout contemplated and not limited to what is shown in the Figures.

FOREIGN CLAIMS AND ABSTRACT:

- A structure comprising at least one proportional variable resistor suitable for electrically measuring unidirectional misalignment of stitched masks in etched
 interconnect layers, said structure comprising at least a first mask and a second mask that when superimposed comprise at least two test pads and interconnects the resistance between which can be measured.
- 2. The invention according to claim 1 comprising at least one directly proportional variable resistor.
 - 3. The invention according to claim 1 comprising at least one inversely proportional variable resistor.
- 15 4. The invention according to claim 1 comprising at least one stick type interconnect.
 - 5. The invention according to claim 1 comprising at least one hook type interconnect.

20

- 6. A system for electrically measuring unidirectional misalignment of stitched masks in etched interconnect layers, said system comprising
- at least one proportional variable resistor comprising a reference mask comprising at least two test pads and a second mask comprising at least one interconnect;

25 and

- a probe for testing the resistance between said interconnect of said reference mask and said interconnect of said second mask when said masks are superimposed.
- 7. The invention according to claim 6, the at least one interconnect of said reference mask comprising at least one stick type interconnect.
 - 8. The invention according to claim 6, the at least one interconnect of said reference mask comprising at least one hook type interconnect.

- 9. The invention according to claim 6, the at least one interconnect of said second mask comprising at least one stick type interconnect.
- The invention according to claim 6, the at least one interconnect of said second
 mask comprising at least one hook type interconnect.
 - 11. The invention according to claim 6, said system comprising at least one inversely proportional variable resistor.
- 10 12. The invention according to claim 6, said system comprising at least one directly proportional variable resistor.
 - 13. A method of measuring stitched mask misalignment in etched interconnect layers comprising the steps of:
- providing a reference mask comprising at least two test pads;

 providing a second mask comprising at least one interconnect;

 superimposing said reference mask and said second mask to provide at least one proportional variable resistor;
- electrically measuring the resistance of said at least one proportional variable resistor.
 - 14. The method according to claim 13 further comprising the step of establishing an optimum resistance between said test pads.
- 25 15. The invention according to claim 14 comprising the further steps of comparing a measured resistance to said optimum resistance and adjusting the position of said masks to alignment.

30

ABSTRACT

A system, method and structures employing proportional variable resistors suitable for electrically measuring unidirectional misalignment of stitched masks in etched interconnect layers






Figure 1



SACRETAIN STREET






Figure 5





Figure 6

Figure 7






Figure 8





Figure 9



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

JOSEPH M. AMATO

US 030291

Serial No.:

Filed: CONCURRENTLY

Title: PROPORTIONAL VARIABLE RESISTOR STRUTURE TO ELECTRICALLY MEASURE UNIDIRECTIONAL MISALIGNMENT OF STITCHED MASKS FOR ETCHED INTERCONNECT LAYERS

Commissioner for Patents Alexandria, VA 22313

APPOINTMENT OF ASSOCIATES

Sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:

STEVEN R. BIREN

(Registration No. 26,531)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, P.O. BOX 3001, Briarcliff Manor NY 10510, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully,

Michael E. Marion, Reg. 32,266

Attorney of Record